Docstoc

lec09 EECS 150 Components and Design

Document Sample
lec09 EECS 150 Components and Design Powered By Docstoc
					EECS 150 - Components and Design
  Techniques for Digital Systems

           Lec 09 – Counters
                9-28-04
                 David Culler
  Electrical Engineering and Computer Sciences
         University of California, Berkeley

       http://www.eecs.berkeley.edu/~culler
    http://www-inst.eecs.berkeley.edu/~cs150
Review: Designing with FSM
• FSMs are critical tool in your design toolbox
      – Adapters, Protocols, Datapath Controllers, …
• They often interact with other FSMs
• Important to design each well and to make them
  work together well.
• Keep your verilog FSMs clean
      – Separate combinational part from state update
• Good state machine design is an iterative
  process
      – State encoding
      – Reduction
      – Assignment



9/28/04                  EECS150 Fa04 Lec9 Counters     2
Outline
• Review
• Registers
• Simple, important FSMs
      – Ring counters
      – Binary Counters
• Universal Shift Register
• Using Counters to build controllers
      – Different approach to FSM design




9/28/04                   EECS150 Fa04 Lec9 Counters   3
Registers
• Collections of flip-flops with similar controls and
  logic
      – Stored values somehow related (e.g., form binary value)
      – Share clock, reset, and set lines
      – Similar logic at each stage
• Examples
      – Shift registers
      – Counters
                                  OUT1           OUT2           OUT3         OUT4
                  "0"

                                R S            R S            R S        R S
                                D Q            D Q            D Q        D Q
                  CLK

                          IN1            IN2            IN3            IN4
9/28/04                   EECS150 Fa04 Lec9 Counters                            4
Shift-registers
• Parallel load shift register:




• “Parallel-to-serial converter”
• Also, works as “Serial-to-parallel converter”, if q
  values are connected out.
• Also get used as controllers (ala “ring counters”)

9/28/04            EECS150 Fa04 Lec9 Counters           5
Shift Register
                    OUT1         OUT2          OUT3            OUT4


      IN     D Q        D Q          D Q           D Q
     CLK

     module shift_reg (out4, out3, out2, out1,         in, clk);
       output out4, out3, out2, out1;
       input in, clk;
       reg    out4, out3, out2, out1;

     always @(posedge clk)
       begin                            What does this shift register do?
         out4 <= out3;
                                        What is it good for?
         out3 <= out2;
         out2 <= out1;
         out1 <= in;
       end
     endmodule
9/28/04               EECS150 Fa04 Lec9 Counters                            6
Shift Register Verilog

 module shift_reg (out, in, clk);
   output [4:1] out;
   input in, clk;
   reg    [4:1] out;

 always @(posedge clk)
   begin
     out <= {out[3:1], in};
   end
 endmodule




9/28/04         EECS150 Fa04 Lec9 Counters   7
   Register with selective load
   • We often use registers to hold values for multiple clocks
         – Wait until needed
         – Used multiple times
   • How do we modify our D flipflop so that it holds the value till
     we are done with it?
   • A very simple FSM                                   En State Next
                                                          0   Q       Q
                                                          1   Q       D


         D                       Q

                                           D              Q

 clk
enable                           enable
                                     clk
   9/28/04                   EECS150 Fa04 Lec9 Counters           9
IQ: Design Register with Set/Reset
                  S   R                       S R State Next
                                              0   0   Q   Q
           D                    Q             0   1   Q   0
                                              1   0   Q   1
                                              1   1   Q   X

• Set forces state to 1
• Reset forces state to 0



• What might be a useful fourth option?


9/28/04          EECS150 Fa04 Lec9 Counters                    10
  Counters
• Special sequential circuits (FSMs) that repeatedly
  sequence through a set of outputs.
• Examples:
   – binary counter: 000, 001, 010, 011, 100, 101, 110, 111, 000, 001, …
   – gray code counter:
               000, 010, 110, 100, 101, 111, 011, 001, 000, 010, 110, …
   – one-hot counter: 0001, 0010, 0100, 1000, 0001, 0010, …
   – BCD counter: 0000, 0001, 0010, …, 1001, 0000, 0001
   – pseudo-random sequence generators: 10, 01, 00, 11, 10, 01, 00, ...
• Moore machines with “ring” structure to STD:

                        S0
                  S3          S1
                        S2
  9/28/04                EECS150 Fa04 Lec9 Counters                   11
 What are they used?
• Examples:
  – Clock divider circuits

                 16MHz          64

  – Delays, Timing

  – Protocols

  – Counters simplify controller design…
     » More on this later




 9/28/04                EECS150 Fa04 Lec9 Counters   12
  How do we design counters?

• For binary counters (most common case) incrementer
  circuit would work:
                                1
                                +
                              register


• In Verilog, a counter is specified as: x = x+1;
   – This does not imply an adder
   – An incrementer is simpler than an adder
   – And a counter is simpler yet.


• In general, the best way to understand counter design
  is to think of them as FSMs, and follow general
  procedure. Here’s a important examples…
  9/28/04               EECS150 Fa04 Lec9 Counters   13
Counters
• Sequences through a fixed set of patterns
      – In this case, 1000, 0100, 0010, 0001
      – If one of the patterns is its initial state (by loading or
        set/reset)
                               OUT1         OUT2        OUT3         OUT4

           IN        D Q          D Q          D Q          D Q
          CLK
      –

• Mobius (or Johnson) counter
      – In this case, 1000, 1100, 1110, 1111, 0111, 0011, 0001, 0000

                               OUT1         OUT2        OUT3         OUT4

           IN        D Q          D Q          D Q          D Q
          CLK
9/28/04                    EECS150 Fa04 Lec9 Counters                       14
        Ring Counters – getting started
        • “one-hot” counters0001, 0010, 0100, 1000, 0001, …

                         q3           q2               q1              q0


                  D Q         D Q            D Q             D Q
                  S R          S R            S R             S R

reset              0           0              0               0



                                                                  • What are these good for?
        “Self-starting” version:

                        q3           q2           q1              q0


              D Q             D Q          D Q              D Q




        9/28/04                           EECS150 Fa04 Lec9 Counters                     15
Ring Counters (cont)




9/28/04     EECS150 Fa04 Lec9 Counters   16
Announcements
• Reading: Katz 7.1, 9.1-2

• Midterm Oct 7 (week from thurs)
      – Regular class time and location
      – Covers all material thru oct 5
          » 10/5 lecture will be “putting it all together”
• Review session evening of Oct 5
      – See web page for specifics
• HW 4 (current) is a good exercise
• HW 5 (out thurs) will be light




9/28/04                   EECS150 Fa04 Lec9 Counters         17
   Synchronous Counters
                  All outputs change with clock edge.
• Binary Counter Design:                                         a+ = a’
                                     c   b   a   c + b+ a+       b+ = a  b
  Start with 3-bit version and       0   0   0   0   0   1
  generalize:                        0   0   1   0   1   0        cb
                                     0   1   0   0   1   1       a 00 01 11 10
                                     0   1   1   1   0   0         0 0 0 1 1
                                     1   0   0   1   0   1         1 0 1 0 1
                                     1   0   1   1   1   0
                                     1   1   0   1   1   1       c+ = a’c + abc’ + b’c
                                     1   1   1   0   0   0          = c(a’+b’) + c’(ab)
                                                                    = c(ab)’ + c’(ab)
                                                                    = c  ab

             a+          b+                       c+



                  a              b                           c

   9/28/04                EECS150 Fa04 Lec9 Counters                                 18
Binary Counter
• Logic between registers (not just multiplexer)
      – XOR decides when bit should be toggled
      – Always for low-order bit, only when first bit is true for second
        bit, and so on




                            OUT1         OUT2         OUT3         OUT4

                      D Q          D Q          D Q          D Q
          CLK




                "1"


9/28/04                      EECS150 Fa04 Lec9 Counters                   19
Binary Counter Verilog
module counter (out4, out3, out2, out1, clk);
  output out4, out3, out2, out1;
  input in, clk;
  reg    out4, out3, out2, out1;

always @(posedge clk)
  begin
    out4 <= (out1 & out2 & out3) ^ out4;
    out3 <= (out1 & out2) ^ out3;
    out2 <= out1 ^ out2;
    out1 <= out1 ^ 1b’1;
  end
endmodule



9/28/04          EECS150 Fa04 Lec9 Counters     20
Binary Counter Verilog

 module counter (out4, out3, out2, out1, clk);
   output [4:1] out;
   input in, clk;
   reg    [4:1] out;

 always @(posedge clk)
     out <= out + 1;

 endmodule




9/28/04         EECS150 Fa04 Lec9 Counters       21
Synchronous Counters
• How do we extend to n-bits?
• Extrapolate c+: d+ = d  abc, e+ = e  abcd


      a+            b+             c+               d+



           a              b              c                d
• Has difficulty scaling (AND gate inputs grow with n)

                         Tb=CE*A        Tc=CE*A*B        Td=CE*A*B*C
 CE                                                                    TC
           a+                 b+             c+               d+



                a                  b                c              d

• CE is “count enable”, allows external control of counting,
• TC is “terminal count”, is asserted on highest value, allows
                         EECS150 of occurrence of
    cascading, external sensing Fa04 Lec9 Counters max value.
9/28/04                                                                22
   Synchronous Counters
       CE                                                                                TC
                 +                  +                        +                   +
             a                  b                        c                   d



                     a                      b                    c                   d
• How does this one scale?                      • Generation of TC signals very similar
 Delay grows  n                                 to generation of carry signals in
                                                  adder.
                                                • “Parallel Prefix” circuit reduces delay:
                     a    b     c       d        e   f       g   h




                                                                     log2n




                                                                     log2n


   9/28/04           TC a TC b EECS150c Fa04 Lec9 Counters
                                TC c TC  TC d TC e TC f TC g                              23
Four-bit Binary Synchronous Up-Counter
 • Standard component with many applications
       –   Positive edge-triggered FFs w/ sync load and clear inputs
       –   Parallel load data from D, C, B, A
       –   Enable inputs: must be asserted to enable counting
       –   RCO: ripple-carry out used for cascading counters
            » high when counter is in its highest state 1111
            » implemented using an AND gate

                                                                            EN
                                              (2) RCO goes high
                                                                            D
                                                                            C   RCO
                                                                            B
                                              (3) High order 4-bits         A    QD
                                                                                 QC
                                              are incremented               LOAD QB
                                                                            CLK  QA
                                                                            CLR
                                              (1) Low order 4-bits = 1111



 9/28/04                   EECS150 Fa04 Lec9 Counters                            24
   “Ripple” counters
A3 A2 A1 A0
 0000                                             • Each stage is 2 of
                                                    previous.
 0001
                                                  • Look at output
 0010                                               waveforms:
 0011
 0100         time
                                                  CLK
 0101                                             A0
 0110                                             A1
 0111                                             A2
 1000                                             A3
 1001
 1010                                             • Often called
 1011                                               “asynchronous”
                                                    counters.
 1100
                                                  • A “T” flip-flop is a
 1101                                               “toggle” flip-flop.
 1110                                               Flips it state on
 1111                                               cycles when T=1.
   9/28/04           EECS150 Fa04 Lec9 Counters                      25
    Up-Down Counter



              c   b   a   c+ b+ a+
              0   0   0   1 1 1
              0   0   1   0 0 0
              0   1   0   0 0 1
              0   1   1   0 1 0
              1   0   0   0 1 1
              1   0   1   1 0 0
              1   1   0   1 0 1
              1   1   1   1 1 0
                  Down-count




Note: correct clocking

    9/28/04                          EECS150 Fa04 Lec9 Counters   26
Odd Counts
• Extra combinational logic            • Alternative:
  can be added to terminate                               4
  count before max value is
  reached:
                                                      4-bit binary
• Example: count to 12                   load                        TC
                                                        counter

     reset   4-bit binary
               counter

              = 11 ?




                = 11 ?
9/28/04                  EECS150 Fa04 Lec9 Counters                       27
Offset Counters
• Starting offset counters –
  use of synchronous load
      – e.g., 0110, 0111, 1000, 1001, 1010,              "1"   EN
        1011, 1100, 1101, 1111, 0110, . . .                           RCO
                                                         "0"   D       QD
• Ending offset counter –                                "1"
                                                         "1"
                                                               C
                                                               B
                                                                       QC
                                                                       QB
                                                         "0"   A       QA
  comparator for ending                                        LOAD
  value                                                        CLK
                                                         "0"   CLR
      – e.g., 0000, 0001, 0010, ..., 1100,
        1101, 0000

• Combinations of the
  above (start and stop
  value)                                                 "1"   EN
                                                                      RCO
                                                         "0"   D       QD
                                                         "0"   C       QC
                                                         "0"   B       QB
                                                         "0"   A       QA
                                                               LOAD
                                                               CLK
                                                               CLR
9/28/04                     EECS150 Fa04 Lec9 Counters                      28
     Universal Shift Register
     • Holds 4 values
            –   Serial or parallel inputs
            –   Serial or parallel outputs
            –   Permits shift left or right
            –   Shift in new values from left or right


                     output
                                                     clear sets the register contents
                                                     and output to 0
  left_in                            right_out
left_out                             right_in        s1 and s0 determine the shift function
clear
    s0                                  clock             s0   s1   function
    s1                                                    0    0    hold state
                                                          0    1    shift right
                                                          1    0    shift left
                                                          1    1    load new input
                      input


     9/28/04                     EECS150 Fa04 Lec9 Counters                             29
  Design of Universal Shift Register
  • Consider one of the four flip-flops
             – New value at next clock cycle:



                                                                               Nth cell
                                                              to N-1th                     to N+1th
                                                                    cell   Q               cell
                                                                           D
                                                                                           CLK



clear   s0    s1   new value                                                          CLEAR
1       –     –    0
0       0     0    output                                                      0 1 2 3 s0 and s1
                                                                                       control mux
0       0     1    output value of FF to left (shift right)
0       1     0    output value of FF to right (shift left)   Q[N-1]                          Q[N+1]
0       1     1    input                                       (left)                         (right)
                                                                                Input[N]


  9/28/04                             EECS150 Fa04 Lec9 Counters                                 30
Universal Shift Register Verilog

  module univ_shift (out, lo, ro, in, li, ri, s, clr, clk);
    output [3:0] out;
    output lo, ro;
    input [3:0] in;
    input [1:0] s;
    input li, ri, clr, clk;
    reg    [3:0] out;

  assign lo = out[3];
  assign ro = out[0];

  always @(posedge clk or clr)
    begin
      if (clr) out <= 0;
      else
        case (s)
        3: out <= in;
        2: out <= {out[2:0], ri};
        1: out <= {li, out[3:1]};
        0: out <= out;
      endcase
    end
  endmodule
9/28/04                 EECS150 Fa04 Lec9 Counters            31
Pattern Recognizer
• Combinational function of input samples
       – In this case, recognizing the pattern 1001 on the single input
         signal




                                                                  OUT




                      OUT1        OUT2          OUT3      OUT4

  IN         D Q         D Q          D Q          D Q
 CLK




9/28/04                   EECS150 Fa04 Lec9 Counters                      32
Counters for Control
• Big idea: to solve a big controller problem, build
  a very simple controller and then use it as a tool.

          Datapath                  Controller




9/28/04              EECS150 Fa04 Lec9 Counters         33
 Recall: Byte-bit stream with Rate Matching

       Byte FIFO                                 init / LD            bit 0/pop
                                                               ~rdy
                                                      bit 0’          bit 1
                                                               rdy             ~rdy
                                          ~rdy                           rdy
                           pop
                                                                      bit 2
                                                                               ~rdy
                                                                         rdy
                      controller
                                                                      bit 3
     Shift register                                                            ~rdy
                                                                         rdy
                      LD
                                                                      bit 4
                                                                               ~rdy
                                                                         rdy
Serial link                                                           bit 5
                                                                               ~rdy
                                                                         rdy
                           rdy
                                                                      bit 6
• How would you implement this FSM?                                      rdy
                                                                               ~rdy

                                                                      bit 7 / LD
 9/28/04                      EECS150 Fa04 Lec9 Counters                              ~rdy
                                                                                       34
                                                                               rdy
    Counter for Sequencing States
        init / LD             bit 0/pop                   init / LD             bit 0/pop
                       ~rdy                                              ~rdy
              bit 0’          0001                              bit 0’          00000001
                       rdy              ~rdy                             rdy                    ~rdy
 ~rdy                            rdy               ~rdy                            rdy
                              0010                                              00000010
                                        ~rdy                                                    ~rdy
                                rdy                                                rdy
                              0011                                               00000100
                                        ~rdy                                                    ~rdy
                                 rdy                       Shift Reg               rdy
Binary Counter
                              0100                                              00001000
                                                           Or
                                        ~rdy                                       rdy          ~rdy
                                rdy                        Ring Counter
                              0101                                              00010000
                                        ~rdy                                                    ~rdy
                                rdy                                                rdy
                              0110                                               00100000
                                        ~rdy                                                    ~rdy
                                rdy                                                 rdy
                              0111 / LD                                         01000000 / LD
    9/28/04                            EECS150 Fa04 Lec9 Counters                               35
    CLR for “back to top”
        init / LD             0000/pop                                            0000/pop

                       ~rdy                                                ~rdy
                              0001                             bit 0’             0001
              bit 0’                                                       rdy
                       rdy              ~rdy                                               ~rdy
 ~rdy                            rdy                 ~rdy                            rdy

                              0010                                                0010
                                        ~rdy                                               ~rdy
                                rdy                                                 rdy

                              0011                                                0011
                                        ~rdy                                               ~rdy
                                 rdy                                                 rdy
Binary Counter
                              0100                                                0100
                                        ~rdy                                               ~rdy
                                rdy                                                 rdy

                              0101                                                0101
                                        ~rdy                                               ~rdy
                                rdy                                                 rdy

                              0110                                                0110
                                        ~rdy                                               ~rdy
                                rdy                                                 rdy

                              0111 / LD, clr                        init          0111 / LD, clr
    9/28/04                            EECS150 Fa04 Lec9 Counters                                  36
 Count_Enable for Self-loop
                           0000/pop
                                            CE = rdy or (state == 0000)
                    ~rdy      rdy
           bit 0’          0001
                    rdy             ~rdy
~rdy                          rdy
                           0010
                                    ~rdy
                             rdy
                           0011
                                     ~rdy                           n-bit counter
                              rdy
                           0100
                                                               LD           CE
                                    ~rdy
                             rdy
                           0101
                                    ~rdy
                             rdy
                           0110
                                                                          rdy
                                    ~rdy
                             rdy
             init          0111 / LD, clr
 9/28/04                          EECS150 Fa04 Lec9 Counters                        37
Branch with LD (jump counter)

                      X
              ~in
                          in

          y          X+1




                                                      n-bit counter

                                                 LD           CE


                                                            ~selfloop


                                                 in


9/28/04             EECS150 Fa04 Lec9 Counters                          38
   Jumping
                           0000/pop
                                              LD = (State === 0000 & ~rdy) or (state == 1111)
                    ~rdy      rdy
                           0001               S = (state == 0000)
         1111
                    rdy             ~rdy
~rdy                          rdy
                           0010
                                    ~rdy
                             rdy
                           0011
                                    ~rdy
                              rdy
                                                                 4
                           0100
                                                        0001         0       4             4
                                    ~rdy
                             rdy                                 4
                           0101                         1111         1
                                    ~rdy
                             rdy
                                                                         s
                           0110
                                    ~rdy
                             rdy
             init          0111 / LD, clr                                        LD   CE
   9/28/04                          EECS150 Fa04 Lec9 Counters                                 39
    Another Controller using Counters
    • Example, Bit-serial multiplier:
shiftA
       A register

                                           carry
shiftB                               FA            D-FF

       B register                                                         shiftHI           shiftLOW
                                                reset     0
                                          sum                    HI register          LOW register
                                                          1

                                                              selectSum


    • Control Algorithm:

repeat n cycles {   // outer (i) loop
       repeat n cycles{    // inner (j) loop
                        shiftA, selectSum, shiftHI
              }
              shiftB, shiftHI, shiftLOW, reset                       Note: The occurrence of a control
}                                                                    signal x means x=1. The absence
                                                                     of x means x=0.
    9/28/04                        EECS150 Fa04 Lec9 Counters                                  40
Counter provides subsidiary state
• State Transition Diagram:
      – Assume presence of two
        binary counters. An “i”
        counter for the outer loop and       IDLE
        “j” counter for inner loop.         CEi,CEj             START
                                START
                                             RSTi

          CLK     RST
                                                                                        TCj
                                            TCi           TCi       INNER
                                                                  <inner contol>
CE         counter         TC
                                                                     CEi,CEj
                                           OUTER
TC is asserted when the counter          <outer contol>
                                            CEi,CEj                  TCj
reaches it maximum count value.
CE is “clock enable”. The counter            RSTj
increments its value on the rising
edge of the clock if CE is asserted.



9/28/04                    EECS150 Fa04 Lec9 Counters                              41
  Summary
• Basic registers
   – Common control, MUXes
• Simple, important FSMs
   – simple internal feedback
   – Ring counters, Pattern detectors
   – Binary Counters
• Universal Shift Register
• Using Counters to build controllers
   – Simplify control by controlling simpler FSM




  9/28/04               EECS150 Fa04 Lec9 Counters   42

				
DOCUMENT INFO