Your Federal Quarterly Tax Payments are due April 15th Get Help Now >>

Introduction to Microblaze by jonathanscott

VIEWS: 21 PAGES: 3

									                          EE467 Advanced Embedded Systems Lab

                                              Spring 2009

                                                 Lab #7

                                            April 20, 2009



                                    Introduction to Microblaze



Summary:
         This lab is an introduction to the Microblaze soft processor and Xilinx Platform Studio. This
tutorial will walk you through running a simple test program.

    1. Make a folder for the project that is on the C drive of the computer (if it is on the desktop, Xilinx
       will run into errors resulting from the length of the file path).
    2. Open Xilinx ISE and create a new project
            a. Use the normal settings for the Virtex 4 board
            b. When prompted to create a new source, click new source and select embedded
                processor as the source type
            c. To make following this tutorial easier, name the source “System”. Click next until the
                new project wizard is finished
    3. The Xilinx Platform Studio should automatically open and ask if you would like to use the base
       system builder (BSB); Choose Yes
    4. When the BSB opens up click next to create a new design
            a. Choose Xilinx as the board vendor; The board name and board revision settings should
                be chosen automatically
            b. Click next, select the radio button for Microblaze, then click next again
            c. Select 32 Kb for the local memory settings in the drop down menu, click next
            d. In the top drop down menu select XPS UART 16550, click next
            e. Deselect all of the check boxes (these are IP cores for peripherals that can be used with
                Microblaze)
            f. Click next. Deselect the SRAM check box, click next
            g. Click next until the wizard is finished.
            h. Click Generate
    5. Now you should be in the Xilinx Platform Studio Program. First we will run a simple peripheral
       test program to verify that everything was set up correctly
           a. Select the generate netlist option in the Hardware menu and wait for the process to
               finish
           b. Go back to Xilinx ISE and right click in the sources window. Select add source and
               browse to the file path System/data. The .ucf file should be in this folder. Xilinx
               automatically created the UCF for the test program
           c. Program the FPGA in ISE as normal
           d. In the ISE processes window, double click “Update Bitstream with Processor Data” and
               wait for the process to finish.
           e. Choose the Launch Platform Studio SDK option in the software menu
    6. The application wizard for SDK should show up
           a. Select import XPS application projects and click next
           b. Click the check box for TestApp_Peripheral and click finish
           c. Select program FPGA in the device configuration menu
           d. A dialog box will pop up. In the drop down menu select the option with the .elf file (The
               .elf file is the executable that is loaded into the Microblaze processor)
           e. Click “save and run”. LEDs 0-3 should light up and a message should be sent from the
               UART. Use a null modem cable and Hyperterminal to view the message. During setup,
               the UART was set to be the standard I/O so it will display print messages from C code.
               The baud rate is 9600.


Instructor Verification: Show a working system.


Demo 1:
      Show the working test application to your TA and have them sign off on the next page.

Demo 2:
        Modify the C code in SDK so that a custom message is displayed once on HyperTerminal and
then make the LEDs move from right to left in a constant loop. Press CTRL+B to build all of the C project
before reprogramming the FPGA. Also keep in mind that the SDK features a real time debugger that can
be launched with the “run button”



Lab Report: Write up your lab using the guidelines found in the Syllabus. NOTE: The memo for this lab
is due by Wednesday, April 29, 2009. Please place the completed write-up in my mail box in the ECE
office by 5 PM.
                        Introduction to Microblaze
                       Instructor Verification Sheet


                        Staple this page to the end of your Lab Report




Demo 1. ________________________________________




Demo 2. ________________________________________

								
To top