Synergy Program for Front-End, Electronics, Data Acquisition Control

Document Sample
Synergy Program for Front-End, Electronics, Data Acquisition  Control Powered By Docstoc
					                                                               JRA 30



Synergy Program for Front-End,
         Electronics,
       Data Acquisition
              &
           Control
 SGFDC for Nuclear Physics
    KVI, STFC Daresbury, GSI/FAIR,LEGNARO/ALPI,
        CEA Saclay, Univ. Huelva, GANIL/SPIRAL2 (Eng + Phys)
    Laying groundwork over the last two years
    To pool resources for a common strategy towards the
         next generation Electronics Systems
    Site at GSI under Synergy Group

                   Emanuel Pollacco CEA Saclay
                  FEE Board
                    ASICs         Switching
DET                  ADC             …
                    FPGA
                     DSP
                 Optic Transfer
                       …


                                     DAQ
                                     Run,
                                     Data,
                                  Instrument
                                    Control
                                     Store
                                      …
A simple view of a SYSTEM
      SOFT - HARD
                                               2
                                                                               JRA 30
    CORE ACTIVITIES
TASKS
   Networking               Networking
                             Assemble the Euro. Nucl. Phys. Community
                                towards :
                              A study of available resources.

                              Study of the next generation FEE+DAQ.

                                  Develop Euro strategy.

                              Information diffusing, educ. (Master, PhD), …
                                    Future of the field
   JRA
         Systems Study
         ASIC development
                             JRA
         R&D ASIC/ADC        To design & build a demonstrator that will
          Interface
                              employ the capacities of the community to work
         Data Acquisition
         Time-Stamping
                                 collectively – Resources & Needs exercise.
         Control &
          Optimization


                                                                                 3
                             Emanuel Pollacco CEA Saclay
                                                                                          JRA 30
                 AN INNOVATIVE PROGRAM
System                                  ASIC  AGIC           (S: Specific, G: General)
  Attributes                             Advanced µ-electronics architecture.
                                          Single configuration for:- Si based device,
                                                                          - TPC,
     Employing a                      Small/Large                        - EM-Calorimeters,
      User-Centered Design                                                - Neutron detection.
                                        Labs/Instr.
     Modular, Generic,
      Portable FEE
                                        Adaptive Intelligent System Control
     Scalable
     Automated Calibration                Study of sensors /µ-electronics architecture,
      & Control                             control theory, …
     Adaptive intelligent                  instrument stabilised / optimised response
      system control
                                                                      - pulse shape, ...
     Future Proofing


    ASIC: Application Specific Integrated Circuits
                                           Emanuel Pollacco CEA Saclay                      4
                     Benefits to
     EU Nucl. Structure Physics & EU Programs
   GSI
                                            TNA
         HYDE
                                            TNA 1 – GSI/NUSTAR
         EXL                               TNA 3 – GANIL/SPIRAL
         R3B                               TNA 5 - LEGNARO
         Elise                             TNA 7 - KVI
         Chrystal Ball
         LAND                              TNA 2 - Jyväskylä
                                            TNA 4 - Louvain-la-Neuve
   GANIL                                   TNA 8 - ISOLDE
         FAZIA
          GASPARD
     
         PARIS                             JRA
         S3                                – AGATA Ancillary
         VAMOS & SPEG                      – Calorimeters (PARIS, EXL, R3B, GASPARD)
   LEGNARO                                 – Beam Tracking
         AGATA Ancillary                   – Si devices
         PRISMA                            – DPS-FA – FAZIA
   KVI                                     – ECOS
         BIG BITE
                                            – TPC & NACTAR (NA10)
                                            – EXID
    Discussed Synergy
    To be discussed         Benefit         – Slow & Fast & neutrons
                                                                                         5
                                      Emanuel Pollacco CEA Saclay
Principle JRA task Participating Institutions

Labs below will contribute ~75% of FTE required
   CEA Saclay, France
   GANIL, France (PhD students)
   GSI, Darmstadt, Germany (PhD students)
   Huelva University , Spain (PhD students)
   INFN (Legnaro & Milan), Italy (PhD students)
   KVI, The Netherlands (PhD students)
   STFC Daresbury and Rutherford Labs, England
   European Indust. (eg: IBM, CAEN, Photonics …) – under study


Key Phrases

   Rally the Euro. Nucl. Phys. Community.

   Study & build the Next Generation Demonstrator for
    Nuclear Physics.
                                                                  6
                     Emanuel Pollacco CEA Saclay
   Synergy Group for Front-End Electronics and Data Acquisition
                            (SGFD)

Synergy Group for Front-End Electronics and Data Acquisition (SGFD)

Scope: The idea of a SGFD has been developed during common meetings of people working on
    front-end electronics and data acquisition within SPIRAL2, NUSTAR/FAIR and LEGNARO.
    The synergistic approach offers some significant benefits:
   It overcomes problems caused by the limited capacities and scarce expertise in the field of ASIC
    development and manufacturing for nuclear physics applications.
   It provides the strongly overlapping user communities with common user interfaces and data
    structures for DAQ systems and controls.
   It makes the most effective use of the limit scientific and engineering manpower dedicated to
    DAQ and controls tasks.
With this letter, we approach the boards of the above listed collaborations and facilities to formally
    establish a SGFD and to provide the SGFD with the mandate to recommend areas of R&D to
    the various working groups on instrumentation. The SGFD will seek to establish the necessary
    organization for the implementation of this common R&D. In addition, SGFD will seek and
    recommend common technological solutions in the areas of front-end electronics and data
    acquisition. To allow for a functional group, the members are expected to perform studies and
    development.




                                                                                                         7
                                                                      JRA 30
                          Specifications for
                       Energy, Charge, Time
                                 and
                      Pulse Shape Measurement

       Signal bandwidth
       Energy/Charge Dynamic Range
       Energy/Charge/Time resolution
       Signal bandwidth
       Rate/channel min-max
       Sampling
           Rate
           Time resolution
           SNOB
           Signal processing requirements
       Environmental requirements
       Trigger requirements


                                         Emanel Pollacco CEA Saclay     8
    General Purpose Signal Treatment Card : GEPSET



        D                                          GEPSET
                                      A
        E                    ASIC     D
                                      C
        T                                 FPGA
        E
        C                                             Optic             PC
        T                                             Link              or
                                           XXX-Fast
        O                                                             PC Farm
                                           FPGA
        R
        S


                                                       Pulse hight, Q integration
                                                       Time
PMT, APD, PD (g, n, cp)
                                                       Pulse shape
Si(Li), DSSD, IC (cp: highly segmented devicses)
TPC(GEM, Micomegas, …),
                                                                             9
                                                      Emanuel POLLACCO CEA Saclay
General Purpose Signal Treatment Card : GEPSET



D
E
T
                ASIC
                       A
                       D
                       C




                           FPGA
                                  GEPSET                  C
E
C
T
O
                                   Optic
                                   Link                   O
R
S                                                         N
D                      A
                                                          C
                ASIC   D
                       C


                                  GEPSET
E
T
E
                           FPGA
                                   Optic
                                                          E
C
T
O
R
                                   Link
                                                          N
                                                          T
S




                                                          A
                                            Data Filter   T
                                            C&C           O
D
E
T
                ASIC
                       A
                       D
                       C




                           FPGA
                                  GEPSET                  R
E
C                                  Optic
T
                                   Link
O
R
S
                                                          C&C         Event
                                                                      Builder
    Fast
    Selective    Dynamic                   Time-stamp
    read-out     Trigger
                                                                                      10
                                                                Emanuel POLLACCO CEA Saclay

				
DOCUMENT INFO
Shared By:
Categories:
Stats:
views:72
posted:4/15/2009
language:English
pages:10