Low-Voltage Analog CMOS Design • Shouli Yan and Edgar Sanchez-Sinencio, “Low Voltage Analog Circuit Design Techniques: A Tutorial,” IEICE Transactions on Analog Integrated Circuits and Systems, vol. E00-A, no. 2, February, 2000. • S.S. Rajput and S.S. Jamuar, “Low Voltage Analog Circuit Design Techniques,” IEEE Circuits and Systems Magazine, vol. 2, no. 1, pp. 24-42, First Quarter, 2002. • L. Benini, G. D. Micheli, and E. Macii, “Designing Low Power Circuits: Practical Recipes,” IEEE Circuits and Systems Magazine, vol. 1, no. 1, pp. 6-25, August 2001. • B. J. Blalock, P. E. Allen, G. A. Rincon-Mora, “Designing 1-V Op Amps Using Standard Digital CMOS Technology,” IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 45, no. 45, pp. 769-780, July 1998. • S. S. Rajput and S. S. Jamuar, “A High Performance Current Mirror for Low Voltage Designs,” IEEE APCCAS 2000, pp. 170-173, December 2000. • S. S. Rajput, S. S. Jamuar, “Low Voltage, Low Power, High Performance Current Mirror for Portable Analogue and Mixed Mode Applications,” IEE Proc.-Circuits Devices Syst., vol. 148, no. 5, pp. 273-278, October 2001. • M. Chen, “Low-Voltage, Low-Power Circuits for Data Communication Systems,” Dissertation, Texas A&M University, 2003. http://handle.tamu.edu/1969.1/1585. Available online. • C. J. B. Fayomi, M. Sawan, G. W. Roberts, “Low-Voltage Analog Switch in Deep Submicron CMOS: Design Technique and Experimental Measurements,” IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, vol. E89-A, no. 4, pp. 1076-1087, April 2006. • M. Steyaert, V. Peluso, J. Bastos, P. Kinget, W. Sansen, K. U. Leuven, “Custom Analog Low Power Design: The Problem of Low Voltage and Mismatch,” IEEE 1997 Custom Integrated Circuits Conference, pp. 285-292. Bulk-Driven Analog CMOS Design • B. J. Blalock, H. W. Li, P. E. Allen, S. A. Jackson, “Body-Driving as a Low- Voltage Analog Design Technique for CMOS Technology,” Proc. 2000 Southwest Symposium on Mixed-Signal Design, pp. 113-118, 2000. • S. Chatterjee, Y. Tsivides, P. Kinget, “A 0.5-V Bulk-Input Fully Differential Operational Transconductance Amplifier,” Proc. 30th ESSCIRC, pp. 147-150, September 2004. • S. Chatterjee, Y. Tsivides, P. Kinget, “0.5-V Analog Circuit Techniques and Their Application in OTA and Filter Design,” IEEE Journal of Solid-State Circuits, vol. 40, no. 12, pp. 2373-2387, December 2005. • J. Mulder, A. C. van der Woerd, W. A. Serdijn, A. H. M. can Roermund, “Application of the Back Gate in MOS Weak Inversion Translinear Circuits,” IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, vol. 42, no. 11, pp. 958-962, February 1995. • S. Chatterjee, Y. Tsividis, P. Kinget, “A 0.5V Filter with PLL-Based Tuing in 0.18um CMOS,” Digest of Technical Papers, IEEE International Solid-State Circuits Conference, pp. 506-507, 2005. • S. Chatterjee, T. Musah, Y. Tsividis, P. Kinget, “Weak Inversion MOS Varactors for 0.5 V analog integrated filters,” Digest of Technical Papers, Symposium on VLSI Circuits, pp. 272-275, June 2005. • S. Chatterjee, Y. Tsividix, P. Kinget, “Ultra-Low Voltage Analog Integrated Circuits,” IEICE Transactions on Electronics, vol. E89, no. 6, pp. 673-680, June 2006. Successive Approximation ADC Design • J. Sauerbrey, D. Schmitt-Landsiedel, R. Thewes, “A 0.5-V 1-uW Successive Approximation ADC,” IEEE Journal of Solid-State Circuits, vol. 38, no. 7, July 2003. CMFB Circuit Design • L Luh, J. Choma Jr., J Draper, “A Continuous-Time Common-Mode Feedback Circuit (CMFB) for High-Impedance Current Mode Application,” IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 47, no. 4, pp. 363-369, April 2000. • N. Mohieldin, E. Sanchez-Sinencio, J. Silva-Martinez, “A Low-Voltage Fully Balanced OTA with Common Mode Feedforward and Inherent Common Mode Feedback Detector,” Proc. of the 28th ESSCIRC, pp. 191-194, September 2002. • M. Ali-Bakhshian, K. Sadeghi, “A Novel Continuous-Time Common-Mode Feedback for Low-Voltage Switched-OPAMP,” Proc. of the 2004 International Symposium on Low Power Electronics and Design, pp. 296-300, 2004. • N. Mohieldin, E. Sanchez-Sinencio, J. Silva-Martinex, “A Fully Balanced Pseudo-Differential OTA with Common-Mode Feedforward and Inherent Common-Mode Feedback Detector,” IEEE Journal of Solid-State Circuits, vol. 38, no. 4, April 2003. • Shankar, J. Silva-Martinez, E. Sanchez-Sinencio, “A Low Voltage Operational Transconductance Amplifier using Common Mode Feedforward for High Frequency Switched Capacitor Circuits,” IEEE International Symposium on Circuits and Systems, Vol. 1, pp. 643-646, May 2001. MOS Transistor Model • Isabela, A. Cunga, M. C. Schneider, C. Galup-Montoro, “An MOS Transistor Model for Analog Circuit Design,” IEEE Journal of Solid-State Circuits, vol. 33, no. 10, pp. 1510-1519, October 1998.
Pages to are hidden for
"Low-Voltage Analog CMOS Design"Please download to view full document